Contact
Hoe winkelen bij ons werkt
Bezorging
Winkelgids
SystemVerilog for Verification
Engels
268 b
Retourneren binnen 30 dagen
Klanten kochten ook
/
Gebonden (paperback)
91.05
€
/
Gebonden (paperback)
15.57
€
/
Gebonden (paperback)
60.39
€
SystemVerilog for Verification, A Guide to Learning the Testbench Language Features, Third Edition, is an academic edition that covers all verification features of the SystemVerilog language, with hundreds of examples to clearly explain the concepts and basic fundamentals. Features are described in an overall context of how to verify a design, and the advantages and disadvantages are presented so the reader can choose between alternatives.§The authors describe verification methodology concepts such as callbacks, factories, and generators. This textbook will contain problems at the end of each chapter, and instructors will have access to exam problems, homework and exam solutions plus a set of PowerPoint slides suitable for a one semester class at the undergraduate or graduate level.§This new edition will have many improvements, much of them provided through feedback from hundreds of readers. Enhancements include discussions of UVM, revised code examples and enhanced descriptions.
Informatie over het boek
Engels
Categorieën
Geef dit boek vandaag nog cadeau
Dat gaat heel eenvoudig
1 Voeg het boek toe aan je winkelwagentje en selecteer Als cadeau bezorgen 2 Je krijgt van ons per omgaand een voucher 3 Het boek wordt bezorgd op het adres van de ontvangerDit vind je misschien ook interessant
/
Gebonden (paperback)
9.40
€
/
Gebonden (paperback)
18.00
€
/
Gebonden (paperback)
16.68
€
