Contact
Hoe winkelen bij ons werkt
Bezorging
Winkelgids
Verification Techniques for System-Level Design
Engels
208 b
Tot 30 dagen retourrecht
Klanten kochten ook
/
Gebonden (paperback)
25.95
€
This book will explain how to verify SoC (Systems on Chip) logic designs using "formal and "semiformal verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity. For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs. . First book that covers all aspects of formal and semiformal, high-level (higher than RTL) design verification targeting SoC designs. . Formal verification of high-level designs (RTL or higher). . Verification techniques are discussed with associated system-level design methodology.
Informatie over het boek
Engels
Geef dit boek vandaag nog cadeau
Dat gaat heel eenvoudig
1 Voeg het boek toe aan je winkelwagentje en selecteer Als cadeau bezorgen 2 Je krijgt van ons per omgaand een voucher 3 Het boek wordt bezorgd op het adres van de ontvangerDit vind je misschien ook interessant
/
Gebonden (paperback)
23.02
€
/
Adobe ePub DRM
59.69
€
/
Gebonden (paperback)
24.03
€
/
Gebonden (paperback)
22.01
€
Hoi! Ik ben Libroamiko, je boekadviseur.
Hoe kan ik je helpen?